JPH019158Y2 - - Google Patents
Info
- Publication number
- JPH019158Y2 JPH019158Y2 JP1982021904U JP2190482U JPH019158Y2 JP H019158 Y2 JPH019158 Y2 JP H019158Y2 JP 1982021904 U JP1982021904 U JP 1982021904U JP 2190482 U JP2190482 U JP 2190482U JP H019158 Y2 JPH019158 Y2 JP H019158Y2
- Authority
- JP
- Japan
- Prior art keywords
- wire
- lead frame
- lead
- chip
- die
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4823—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982021904U JPS58124948U (ja) | 1982-02-17 | 1982-02-17 | ワイヤボンデイング装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1982021904U JPS58124948U (ja) | 1982-02-17 | 1982-02-17 | ワイヤボンデイング装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58124948U JPS58124948U (ja) | 1983-08-25 |
JPH019158Y2 true JPH019158Y2 (en]) | 1989-03-13 |
Family
ID=30034011
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1982021904U Granted JPS58124948U (ja) | 1982-02-17 | 1982-02-17 | ワイヤボンデイング装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58124948U (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6286832A (ja) * | 1985-10-14 | 1987-04-21 | Nec Corp | Icリ−ドフレ−ム搬送装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5329576B2 (en]) * | 1975-01-31 | 1978-08-22 |
-
1982
- 1982-02-17 JP JP1982021904U patent/JPS58124948U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58124948U (ja) | 1983-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6249041B1 (en) | IC chip package with directly connected leads | |
US8975117B2 (en) | Semiconductor device using diffusion soldering | |
JP2972096B2 (ja) | 樹脂封止型半導体装置 | |
US5309322A (en) | Leadframe strip for semiconductor packages and method | |
US6127727A (en) | Semiconductor substrate subassembly with alignment and stress relief features | |
US6433424B1 (en) | Semiconductor device package and lead frame with die overhanging lead frame pad | |
US6031216A (en) | Wire bonding methods and apparatus for heat sensitive metallization using a thermally insulated support portion | |
US20230136784A1 (en) | Semiconductor device package with thermal pad | |
JPH019158Y2 (en]) | ||
US3560808A (en) | Plastic encapsulated semiconductor assemblies | |
JPH08148623A (ja) | 半導体装置 | |
JP3691790B2 (ja) | 半導体装置の製造方法及び該方法によって製造された半導体装置 | |
JP2629460B2 (ja) | 混成集積回路装置 | |
JP3265944B2 (ja) | パワー半導体モジュール | |
JPH0770563B2 (ja) | テ−プボンディング装置及び方法 | |
JPS61241953A (ja) | リ−ドフレ−ムおよびそれを用いた半導体装置 | |
JPH1064951A (ja) | 半導体装置の製造方法 | |
JP3188058B2 (ja) | 発光ダイオード | |
JPS6379331A (ja) | ワイヤボンデイング装置 | |
JPH08274234A (ja) | 半導体装置およびその製造方法並びに半導体実装モジュール | |
JP2564595B2 (ja) | 半導体装置の製造方法 | |
JPH0645377A (ja) | 半導体製造装置及び半導体パッケージ並びにチップ実装方法 | |
JP2975783B2 (ja) | リードフレームおよび半導体装置 | |
JPH0476500B2 (en]) | ||
JP2672787B2 (ja) | 半導体装置の製造方法 |